I. INTRODUCTION
T HE PROLIFERATION of nonlinear loads and power electronic equipment has caused high penetration of harmonic pollution in electrical system. This might result malfunction or overheating devices and motors. These problems can be more severe if the harmonic distortion (HD) produced by distribute generators (DGs) converters is taken into consideration. Due to this fact, power quality has been considered as one of important issues, recently.
Microgrids (MGs) are small electrical distribution grids that include DGs, loads, and energy storage resources that can operate either connected to the main utility grid (grid connected) or isolated from that (islanded). Usually DGs connect to electric network by power electronic converters. The output stage of the converter is an inverter that is able to control output power, voltage, and/or current. Recently, many control strategies have been proposed to compensate power quality problems in MGs [1] - [21] . Among others, one of the most important power quality issues is the voltage harmonic which is addressed in this paper. The works of [1] - [4] are focused on voltage unbalance compensation and thus is not discussed here.
For voltage harmonic compensation (VHC) of MGs, using series or shunt active power filters (APFs) have been suggested [5] - [14] . Generally, APFs inject compensating harmonic current in opposite phase to cancel voltage harmonics of the APF installation point. However, depending on compensation effort of APF, voltage quality at the points other than APF installation bus might degrade [9] . In this line, Cheng and Lee [13] proposed a control strategy using distributed APFs to attenuate voltage harmonics of system. Discrete automatic VHC is proposed in [14] that individual harmonics are mitigated at APF installation point. It is demonstrated in [14] that less capacity of APF is occupied in those strategies based on selective harmonic filtering. Compensation approach of [14] is based on resistance emulation at harmonic frequencies while the same strategy is used in [15] - [21] to address VHC of MG by DGs interface inverters proper control.
In [15] , a sinusoidal waveform for DG output voltage is obtained by decoupling fundamental and harmonic components of pulse width modulation (PWM) current and providing controllable resistive behavior for them. Droop characteristic is used in [16] to control the resistance value according to harmonic reactive power of each unit. Voltage control method (VCM) and current control method are used in [17] to improve output voltage and current of DG, respectively. Furthermore, a single-phase DG is controlled in [18] as an APF to compensate voltage harmonics by injecting harmonic currents. In this method, proper supply of active and reactive power by DG might not be achieved in severe HD condition. The methods suggested in [15] - [18] consider DGs output voltage compensation whereas compensation at point of common coupling (PCC) or sensitive load bus (SLB) is in general more important. In fact, voltage of SLB or PCC may become distorted due to the so-called whack a mole effect, which means that providing an appropriate voltage quality at all buses (including SLB) may not be possible while voltage compensation is carried out locally [22] .
In this sense, voltage total harmonic distortion (THD) of PCC is chosen as voltage quality index in [19] while VHC is reduced since violation from DG-rated power is occurred. In [20] , an interface inverter control method based on VCM is proposed. In this method, VHC of PCC and DG terminal is carried out by proper tuning of compensation gain between −1 and ∞; however, compensation of the both points (DG terminal and PCC) is not achieved simultaneously. A selective compensation approach for mitigating SLB voltage HD is proposed in [21] for three-phase MGs. In this method, compensation effort of each DG is proportional to its rated power. Despite significant quality improvement of SLB voltage using this approach, output voltages of one or more of DGs may become too distorted; moreover, the power rating limitation of interface inverters is not taken into account.
Distortion in DGs output voltage reduces power quality in proximity of them and may cause harmful effects on the performance and life of the equipment in those areas. Furthermore, ignoring the rated power of interface inverters may cause damages due to overheating. To cope with these problems, this paper addresses VHC of MGs considering the voltage quality at SLB as well as DGs terminal. Furthermore, limitation of inverters ratings is taken into account. In fact, the proposed method is considered VHC of SLB by coordinated control of DGs and APFs.
The idea behind the proposed control approach should be considered at the stage of planning and construction of a new MG. At this stage, the topology design criterion is to avoid dedicated power quality conditioners as much as possible and assign the distortion compensation duty to the interface converters of the DGs. This way, capital investment can be reduced. However, since the generation and consumption conditions in an MG can vary significantly, it is probable that the compensation by DGs leads to overloading of them and/or excessive voltage distortion at their terminal. In these conditions, APF(s) can be considered to be installed at SLB to address these requirements.
In an MG that is already designed and installed consisting of some APF(s) so that the compensation priority is with the APF(s) and DGs are as auxiliary compensators, imagine the APF(s) are overloaded and the cooperation of DGs is needed. In this case, there is no guarantee that the DGs can cooperate since their inverters capacity may be fully used due to high power generation. In fact, this can be a significant challenge which complicates the control design. Thus, it is better to evaluate the availability of the DGs for compensation and calling APFs when it is necessary as designed in this paper.
Rest of this paper is organized as follows. In Section II, proposed hierarchical control scheme is described. The local control of APF applied in this paper is explained in Section III. Coordinated control between distributed generators (DGs) and APFs is introduced in Section IV. Section V is dedicated to the simulation results of the proposed control scheme and finally, this paper is concluded in Section VI.
II. PROPOSED HIERARCHICAL CONTROL SCHEME A hierarchical control structure is proposed in this paper. This method includes two control levels, namely primary and secondary. Primary control of each inverter consists of droop controller and virtual impedance loop to share fundamental powers and harmonic current among DGs, respectively. In addition, it contains inner voltage and current controllers. Secondary control is a centralized controller that causes reduction in voltage harmonics of SLB by sending proper control signals to each DG. In addition, this level makes APF cooperate with DGs for compensation whenever is necessary. Fig. 1(a) shows a general structure of MG with DGs and APFs. Fig. 1(b) depicts the proposed hierarchical control system. It is possible that secondary controller is located far from DGs and SLB; thus, all the signals communicated to secondary control are sent to this level through low bandwidth communication (LBC) [3] . As it can be seen in Fig. 1(b) , at first, SLB required data for evaluating SLB voltage (v h,1+ dq ) are measured by "measurement block," then they are sent to "DG(s) compensation rate calculation" block of secondary control. In this block, SLB voltage distortion rate is estimated. If nonlinear loads are considerable and VHC of SLB is required, proper signals generated in this block (C h dq ) are sent to primary control of each DG to improve SLB voltage by DG(s) inverter. Note that C h dq is the same for all DGs and sharing compensation effort between DGs is considered in "compensation effort controller" block of each DG that is described in the next part. Since compensation of SLB by DG(s) results severe voltage distortion at DG(s) terminal or overloading DG(s) inverter, cooperation of APF(s) is required for compensating SLB. According to Fig. 1(b) , voltage distortion rate of DG terminal and overloading DG inverter is checked in "constraints block" of each DG; if the cooperation is required for a DG, proper signal (G i ) is calculated in this block. G i is send to "APF(s) cooperation rate" block [to make cooperation with DG(s)] and DG primary control (to reduce DG compensation effort and alleviate voltage distortion of DG terminal). Note that each DG has its own constraint block and APFs only cooperate with those which they need cooperation. In APF(s) cooperation rate block, the suitable signals (S i ) are generated and sent to control stage of each APF by LBC to share total devolved compensation rate to APFs. To briefly illustrate the proposed control scheme, Fig. 2 shows a simple structure of the proposed control in flowchart configuration. In the following, more explanations concerning different blocks represented in Fig. 1 (b) are offered in detail. power sharing [23] . To apply power droop controller, it is needed to calculate the fundamental components of active and reactive power by low pass filtering of the instantaneous values of (1) to be used in power droop control scheme of (2) [24] 
A. DGs Primary (Local) Control
where s is the Laplace variable, E 0 is the rated voltage amplitude, ω 0 is the rated angular frequency, P f is the fundamental component of active power, Q f is the fundamental component of reactive power, m p is the active power proportional coefficient, m i is the active power integral coefficient, n p is the reactive power proportional coefficient, E * is the voltage amplitude reference, and ϕ * is the voltage phase angle reference.
It is worth noting that to extract fundamental components of active and reactive power, low-pass filter (LPF) can be used. After determination of reference phase and amplitude of voltage, sinusoidal waveform generator is used to determine v ref , as it is shown in Fig. 3 .
One of the main drawbacks of droop control is that harmonic current sharing is not taken into consideration in droop control when there is nonlinear load in MG. To accurately share current (including fundamental and harmonic components), using selective resistive-inductive virtual impedance is recommended [23] , [25] . For this aim, virtual impedance provides resistive behavior toward harmonic and resistiveinductive behavior toward fundamental components of output current as the following equation:
where
and
that R h,1+ vr might be determined for individual DGs according to their rated power. In the above equations, i 1+ oα and i h oα are fundamental and harmonic components of output current in α-axis while i
1+
oβ and i h oβ are those in β-axis, respectively. It is worth noting that multiple second order generalized integrators-frequency locked loop (MSOGI-FLL) harmonic extraction method [26] is used in this paper to extract fundamental and harmonic components of voltage/current in stationary framework (αβ frame). Fig. 4 shows block diagram of DG compensation effort controller. This controller tunes compensation effort of each DG based on its rated power and in accordance with secondary control. Because DG reduces voltage distortion by injecting harmonic current, estimating HD of output current (HD h I ) can be an efficient way to estimate DG effort for compensation. As can be seen in Fig. 4 , at first fundamental component and the main harmonics of DG output current are extracted, then hth current HD is estimated as [9] HD [21] . Note that a balanced loading is considered in this paper; thus, β-axis current amplitudes are same as α-axis ones.
The coefficients generated by secondary control (G i , C h dq ) and DG-rated power coefficient (G s ) are applied to produce the final value for compensation effort control of each harmonic that should be carried out by each DG (C h dq,i ). These data are transformed to αβ-frame with phase angle deduced by droop controller and sent to voltage/current controllers (v * c in Figs. 3 and 4) . The way of determining G i and C h dq is explained in the following sections, but G s can be obtained as [21] :
where S 0,i is the nominal power of ith DG inverter and n is the number of DGs. It can be deduced from (7) and Fig. 4 that total compensation is shared between all DGs according to their rated power. As it is represented in Fig. 3 , all the signals produced by droop controller (v ref ), selective virtual impedance control loop (v vr ), and compensation effort controller (v * c ) are summed up to generate a reference signal for inner control loops (v * ).
Voltage and current controllers (inner controllers) provide proper signals for PWM to generate output voltage of inverters according to the reference values. Proportional resonant controller is used for this purpose. Noteworthy that the design of inner controllers, virtual impedance, and droop control is discussed in [21] , [24] , and [27] . More details concerning primary control can be found in [23] - [25] and [27] .
B. Secondary (Central) Control
Secondary control is designed for improving the power quality of SLB and DG(s) terminal, if it is needed. As mentioned before and represented in Figs. 1(b) and 2, in secondary control, at first SLB compensation is carried out by DGs. SLB compensation by DGs might result severe voltage distortion of DGs terminals or overloading their inverters (as it is shown in Section V). In these situations, APFs cooperate with DGs to partially compensate SLB. The cooperation of DGs and APFs is explained in Section IV but compensation of SLB by DGs is described here.
To compensate SLB by DG, essential data of SLB (that are measured in measurement block) are sent to this level by LBC [ Fig. 1(b) ]. In measurement block, fundamental component and the main harmonics of SLB voltage in dqframe are extracted by synchronous reference frame-phase locked loop (SRF-PLL) extraction method [26] . As shown in Fig. 1(b) , the data are fed to "DG compensation rate calculation" block of secondary control. Fig. 5 shows this block. Based on Fig. 5 , to estimate required compensation of SLB and reduce voltage HD to its reference value (HD * h ), it is necessary calculation of hth HD of SLB voltage (HD h ). Like compensation effort controller block (Fig. 4) , MSOGI-FLL extraction method is used to extract fundamental and harmonic components and calculating HD h . The difference between HD h and HD * h is transferred to a proportional integrator (PI) controller. The output of PI controller is multiplied by hth harmonic voltage of SLB (v h dq ) to generate compensation reference (C h dq ), which is sent to local controllers [see Fig. 1(b) ]. It is worth noting that, by increasing the proportional coefficient of the PI controller, the controller response time will be reduced but instability probability will raise too. As a result, to tune the PI controller, a tradeoff between response time and stability margin should be considered. The "dead band" block in Fig. 5 is used before the PI controller to block secondary control in case compensation of SLB is not required.
III. ACTIVE POWER FILTER LOCAL CONTROL
The structure and local control scheme of the APF used in this paper is shown in Fig. 6 . The general approach for designing this APF is derived from [14] . In Fig. 6 , a part of APF control stage is corresponding to the proposed coordinated control that is discussed in the next section.
APF compensates the selected voltage harmonics by providing proper virtual conductance at them. It can be expressed as follows: (8) where h is the order of harmonic and G * h is the tuned gain that acts as conductance. (Fig. 6 ). All the individual harmonic currents are summed to determine the total harmonic current that should be injected (i * abc ). Note that dead band block is for blocking APF operation while no compensation of SLB is required. Finally, according to the reference current (i * abc ) and voltage/current measured at the place of APF (v f abc and i f abc ), voltage reference of APF (v * f abc ) is deduced based on the following equation: where L f and T are, respectively, APF inductor and sampling period. According to (9) , after determination of i * abc , it is subtracted from i f abc . Then, based on APF inductor to sampling period ratio (L f / T) and v f abc , required compensation is determined. Noteworthy that a PI controller is used for fixing the dc link of APF (see Fig. 6 ).
IV. PROPOSED COORDINATED CONTROL OF DISTRIBUTED GENERATORS AND ACTIVE POWER FILTERS
The cooperation between DGs and APFs is built on four important rules.
1) The priority of SLB compensation is with DG(s) to utilize the available capacity of the interface inverters and to avoid applying dedicated compensation devices as much as possible while the two following rules are taken into consideration. With this rule, not only energy and equipment saving is regarded but also resonant probability is decreased. 2) During compensation of SLB by DGs, DGs output voltage distortion should not exceed from its maximum allowable value. To apply this constraint, voltage THD of DGs terminals is selected as index for evaluating voltage distortion rate and required cooperation rate of APFs. 3) Compensating SLB by DGs should not deal with overloading DGs inverters. In other words, DGs should not tolerate extra efforts for compensation. To apply this constraint, output current of DGs is selected as index. 4) The devolved compensation rate to APFs should be shared between them so that none of them are overloaded. Like DGs-rated power constraint, APFs inverters output current is chosen as index for this aim. In addition, to provide maximum compensation efficiency, APF(s) should be located as near as possible to the sensitive load (nearest electrical proximity) and preferably exactly at SLB [9] . Fig. 7 shows coordinated control process. As it can be seen, the coefficients corresponding to THD and inverter power constraints are shown by G di and G pi , respectively. These values are limited between zero and one. The higher the violation from each constraint is, the lower the corresponding coefficient is. Therefore, G di&pi = 1 represents no violation and vice versa. These two values are multiplied to determine a G i which affects the compensation effort of ith DG (note that 0 < G i < 1). Each G i calculated in constraints block of each DG is sent to APFs cooperation rate calculation block of secondary control by LBC [see Figs. 7 and 1(b)]. Then, these values are summed up and divided by n (number of DGs) to generate a number between zero and one (G). In the case of complete compensation of SLB harmonics by DGs, G will be equal to one. In other words, G determines the duty of all inverters for compensation considering both constraints and 1 − G is the compensation amount that should be carried out by APFs. It is obvious that in the case of having more than one APF, this compensation rate should be shared among APFs according to the rated power of them. On the other hand, if the compensation rate devolved to APF i (S i ) is exceeded from the rated power of the APF, a limiter limits the cooperation of the APF by controlling S i (see Fig. 6 ). As it can be seen in Fig. 6 , APFs-rated power is determined according to injected current magnitude. S i is applied through multiplying by G * h . Fig. 8 shows THD constraint block. Based on this figure, at first, THD of DG output voltage is measured according to the following equation [9] :
whereṼ d andṼ q are oscillatory components of voltage in d-and q-axis in dc framework and V 1 is rms value of fundamental component of phase voltage. Then, it is compared with its maximum allowable value; if the measured value exceeds the maximum value, an integrator controller tries to reduce THD of output voltage by reducing DG compensation effort through decreasing G d . Note that the initial condition of the integrator controller is set to 1. The integral coefficient of the integrator controller should be tuned so that the controller response is not very long and the system is able to tolerate the overshoot produced by fast response.
The coefficient corresponding to interface inverter nominal power constraint is dependent on the inverter output current amplitude which can be deduced by the following equations [28] : (11) where i 1 (t) and i h (t) are fundamental and harmonic components of current, respectively. A simple and well-known method to extract the fundamental component is SRF-PLL extraction method. Then the harmonic component can be calculated by subtracting i o from the determined fundamental component and using LPF [28] . Therefore, the amplitude of output current can be calculated as the following equation (see Fig. 9 ):
It is worth noting that to measure APF output current, the above equation cannot be used since APF output current just includes harmonic components and fundamental component is not injected to MG by APF. To measure APF output current, adaptive noise canceling technology (ANCT) signal processing method [29] is used. Applying this method to this paper, APF-injected harmonic current can be obtained by measuring output harmonic current reduction of DG since APF is applied. Fig. 9 illustrates DG inverter nominal power constraint. As mentioned before, DGs inverters should not be overloaded and APFs are used for this aim. However, APFs cooperation just results harmonic current mitigation of DGs and fundamental component of DGs output current cannot be reduced by the cooperation. As a result, this point should be considered in the coordinated control that whether DGs are overloaded due to high amount of linear and/or nonlinear loads. Comparator block of Fig. 9 is contrived for this point. In this block, the maximum value of output inverter current is compared with fundamental component of output current; if the fundamental component is higher than the maximum value, the fundamental component is as reference of the I controller. It can be seen in Fig. 9 that the same strategy is used for determining THD and interface inverter nominal power constraints coefficients. Fig. 10 shows the three-phase test system considered for simulation. This islanded MG consists of three DGs, two APFs, a linear load, and a nonlinear load (a three-phase diode rectifier) that are connected to SLB. As shown in Fig. 10, APF2 is located in an electrical distance from APF1 and SLB while APF1 is directly connected to SLB. Simulation is performed using MATLAB/Simulink. Nominal voltage and frequency of MG are 230 V (per phase rms value) and 50 Hz, respectively. Switching frequency of DGs and APF inverters is 10 kHz. It is worth noting that THD max is set to 5% according to the IEEE Standard 519 [30] . Voltage compensation is done for fifth and seventh harmonics (main orders) of SLB voltage with the reference values of HD * 5 = HD * 7 = 1%. The test system parameters are listed in Table I. Table II shows the coordinated control data. Note that the rated power of DG1 inverter is considered to be twice of that of DG2 and one and a half times of DG3 (and this fact is reflected in maximum current values). Furthermore, APF1-rated power is twice of APF2. Other parameters of primary and secondary control can be found in [21] . To evaluate the proposed control scheme, simulation process is divided into five steps.
V. SIMULATION RESULTS

1) First
Step (0<t<2s): Virtual impedance loops for fundamental component are active.
2) Second
Step (2<t<4s): Selective harmonic virtual impedances are added to the previous step; so primary control is completely active. To examine coordination process in different conditions of system, two scenarios are considered and the above five steps are involved in the first scenario while in the second scenario the first four steps are included. 1) Scenario 1: Violation of interface inverter nominal power of DG1 and DG2 and violation of THD constraint in DG1 and DG3 until step four and no violation in step five. 2) Scenario 2: For the sake of simplicity and to avoid excessive paper length, in this scenario, DG3 and APF2 are removed and the case with violation of both constraints for two remaining DGs inverters is studied. It is worth noting that the parameters of primary, secondary and coordinated controls are the same in both scenarios. second step, harmonic current sharing is improved (Fig. 12) in price of increased voltage distortion at DGs buses and SLB. In the third step, secondary control initiates and it can be seen that SLB voltage is improved, significantly; but output voltage of DG1 is made distorted, severely and DG3 output voltage is not satisfactory. In step four, the coordinated control is initiated and APFs undertake a part of compensation; thus, output voltage of all DGs is improved. Consequently, due to voltage harmonic reduction of SLB (by changing resistive branch of nonlinear load from 20 to 80 ), DGs efforts for compensating SLB is reduced. As a result, no violation is occurred in this step (see Fig. 14) so cooperation of APF is not required and APF is switched off while voltage waveform of DGs terminal are not very distorted.
A. Scenario One
For instance, Fig. 12 shows rms value of fifth current harmonic of DGs in α-axis. As shown in Fig. 12 , output harmonic current of DG2 is more severe in the first step whereas this DG is smaller than others. In the second step, harmonic current of DG2 is decreased while that of DG1 is increased. Thus, considering the DGs rating (Table II) , sharing harmonic current between DGs is improved. It can be seen in the third step that harmonic current of each unit is dependent on the unit cooperation rate in compensation. According to (6) and (7), this rate is set based on the DG rating considering a droop characteristic. In step four, harmonic current in all DGs is generally reduced due to undertaking a part of compensation by APFs. It should be mentioned that in this step, selective virtual impedance is still active, but harmonic current sharing is not maintained as good as previous step. Note that another equipment (APFs) is added in step four which is not included in harmonic current sharing between DGs local controls. In other words, sharing of harmonic current between inverters is done using selective virtual impedance, but this sharing between inverters and APFs is happened based on compensation rates of APFs (S i ). Finally, in step five harmonic current in three DGs are still low whereas APFs are switched off. It is for reduction of voltage HD in this step. It can be seen in step four of Fig. 12 that harmonic current sharing is achieved again because APFs are switched off in this step. Note that seventh harmonic has the same behavior of fifh harmonic but the relative figure is not included to avoid excessive paper length. In the third step, it is shown that voltage HD of DG1 is increased significantly while this parameter is decreased for DG2 and DG3. However, voltage HD of SLB is mitigated to the reference value in this step. Note that due to relatively low impedance between DG2 terminal and SLB in this scenario, the voltage behavior is similar in these two buses. In step four, APFs help DGs to compensate SLB harmonics and consequently, voltage distortion of DG1 is reduced, significantly while SLB distortion is maintained at the reference value. It shows the good performance of APFs in undertaking a part of compensation instead of inverters. As it is shown in Fig. 13 , voltage HD of all buses is low in step five even when APFs are disconnected.
The curves related to constraints are depicted in Fig. 14 and show that violation of THD constraint of DGs output voltage is occurred for DG1 and DG3 while violation of inverters nominal power is taken place for DG1 and DG2 inverters in the third step. However, both violations are removed in step four by APF participation in compensation. In step five, it is shown that output current of DGs are decreased because the nonlinear load is decreased, as a result, DGs effort for compensating SLB is reduced. Note that in this step, in order to existing no violation, DGs compensate SLB completely and APFs are switched off because they are not needed.
Finally, Fig. 15 shows single-phase output current of APFs and three-phase output voltage of APF2 in step four that APFs are active. As mentioned before, APF1-rated power is twice of APF2 so APF1 compensation effort is twice of APF2. It can be seen in Fig. 15(a) that harmonic current injection of APF1 is almost twice of that of APF2. Note that APFs current generally includes three components: fundamental component that APFs consume for fixing their dc links and fifh and seventh harmonic components which are injected to SLB for compensation.
B. Scenario Two
To provide necessary conditions to reach this scenario, the resistive branch of linear load is doubled, the resistive branch of nonlinear load is set to 30 , and Z 2 impedance is quadrupled. Note that in the figures and explanations presented below, it is tried to avoid repeating the aforementioned points. Fig. 16 depicts two last cycles of DGs and SLB voltage in third and fourth steps in which compensation of SLB occurs without and with APF1, respectively. It is shown that output voltage of both DGs are distorted in step three, but the voltage of SLB is acceptable due to compensation by DGs. In step four, distortion of DGs output voltage is reduced because of participation of APF1 in compensation. Moreover, the voltage distortion of SLB is remained approximately unchanged in this step. 18 shows constraint-related curves in the second scenario. It can be observed that violation from THD of voltage in both DG buses is abated in step four. Furthermore, output current of both DGs is decreased in this step due to lower compensation effort.
VI. CONCLUSION
This paper has proposed a hierarchical two-level control scheme to enhance power quality in main buses of an islanded MG. Primary level includes droop controller, voltage and current loops, and selective virtual impedance. Secondary control manages the compensation of SLB voltage harmonics by coordinated control of DGs inverters and APF. During compensation by the DGs, if THD value at any of DG buses exceeds the maximum value and/or any of interface inverters has to tolerate overload, APF cooperates in compensation in coordination with interface inverters. To evaluate the effectiveness of coordinated control, two simulation scenarios are defined. Simulation results show that by using the proposed hierarchical scheme, acceptable power quality is provided simultaneously at SLB and DGs buses of MG in both scenarios.
